|
|
aa844687c8
|
Ready for github publishing
|
2021-07-11 09:49:42 +02:00 |
|
|
|
faef987494
|
WIP UART sampling at mid clock
|
2021-03-15 07:30:36 +01:00 |
|
|
|
186689fd5c
|
UART: Thinking how to delay sampling to mid clock
|
2021-03-06 14:09:38 +01:00 |
|
|
|
35cb230ea6
|
Working UART simulation without rx clock sync
|
2021-03-06 12:59:01 +01:00 |
|
|
|
f414a14c09
|
WIP UART Rx simulation with Logisim
|
2021-03-05 08:58:22 +01:00 |
|
