Not working implementation of timer-driven video signal generation 2
This commit is contained in:
parent
ce23f9e799
commit
90c200e6a9
@ -85,8 +85,11 @@ main:
|
|||||||
; Set prescaler to 1:1 (TCCR1B is XXXXX001)
|
; Set prescaler to 1:1 (TCCR1B is XXXXX001)
|
||||||
ldi r16, 0b00000001
|
ldi r16, 0b00000001
|
||||||
sts TCCR1B, r16
|
sts TCCR1B, r16
|
||||||
|
; Clear pending interrupts
|
||||||
|
ldi r16, 0b00000001
|
||||||
|
out TIFR1,r16
|
||||||
; Enable timer1 overflow interrupt(TOIE1): the interrupt 1 will be fired when timer resets
|
; Enable timer1 overflow interrupt(TOIE1): the interrupt 1 will be fired when timer resets
|
||||||
ldi r16, 0b00000100
|
ldi r16, 0b00000001
|
||||||
sts TIMSK1, r16
|
sts TIMSK1, r16
|
||||||
; The Global Interrupt Enable bit must be set for the interrupts to be enabled.
|
; The Global Interrupt Enable bit must be set for the interrupts to be enabled.
|
||||||
ldi r16, 0b10000000
|
ldi r16, 0b10000000
|
||||||
|
Loading…
Reference in New Issue
Block a user